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Point functionalized carbon nanotubes have recently demonstrated the ability to
serve as single-molecule biosensors. Operating as single-molecule Field-Effect Transistors
(smFET), the sensors have been used to explore activity ranging in scope from DNA
hybridization kinetics to DNA polymerase functionality. High signal levels and an all-
electronic label-free transduction mechanism make the smFET an attractive candidate for
next-generation medical diagnostics platforms and high-bandwidth basic science research
studies. In this work, carbon nanotubes are integrated onto a custom designed CMOS chip.
Integration enables arraying many devices for measurement, providing the requisite scale-up
for any commercial application of smFETs. Integration also provides substantial benefits
towards achieving high bandwidths through the reduction of electrical parasitics. In a first
exploitation of these high-bandwidth measurement capabilities, integrated devices are elec-
trically characterized over a 1-MHz bandwidth. Functionalization through electrochemical
oxidation of the devices is observed with microsecond temporal resolution, revealing complex
reaction pathways with resolvable scattering signatures. High rate random telegraph noise
(RTN) is observed in certain oxidized devices, further illustrating the temporal resolution
of the integrated sensing platform.
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Biosensors with single-molecule sensitivity offer significant advantages over traditional en-
semble systems. From a basic science research perspective, single-molecule sensors are
able to provide insight into the functionality, conformation, and kinetics of individual
biomolecules and biomolecular processes. Commercially, single-molecule sensors can offer
advantages in medical diagnostics applications, where the limit-of-detection of an individual
molecule provides the ability to create powerful assay platforms or sequencing tools.
A number of approaches have been developed to probe or detect individual biomolecules,
each with its own benefits and challenges. One body of techniques utilizes optical signaling,
with a reporting fluorophore providing information about the molecule under study. single-
molecule Fluorescence Resonance Energy Transfer (smFRET) has been developed to probe
many biological systems [1], yielding invaluable information with regard to the spatial prox-
imity of a donor and acceptor fluorophore anchored to one or more targets. smFRET has
been used for example to study the folding of proteins [2] and the conformational changes
of DNA polymerase [3]. Single-molecule fluorescent techniques have also been used to study
the motion of proteins such as myosin [4] and to image biological structures [5], among many
other studies. The inherent requirement to perform fluorescent labeling is one drawback of
optical techniques. Photobleaching can also limit the lifetime of a sensor. Additionally, the
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finite number of photons/s that can be emitted by many organic fluorophores [6] limits the
achievable temporal resolution [7].
Another class of single-molecule sensors utilizes the detection of electronic signals. In
electrophysiology, patch clamp techniques have been used to probe individual ion channels
in cell membranes, revealing discrete currents steps corresponding to the opening and closing
of a channel [8]. Monitoring current blockages through alpha-hemolysin nanopores has been
used in DNA translocation experiments in an attempt to discriminate between nucleotides
on a single strand of DNA [9]. Solid state nanopores have been used similarly to probe
the translocation of DNA [10]. The label-free approach of many electronic-based detection
systems bypasses issues associated with fluorescent labels, which results in long sensor
lifetimes and potentially higher measurement bandwidth. CMOS-based nanopore detection
systems, for example, have recently demonstrated sub-microsecond temporal resolution [11].
Individual biomolecules have also been studied with a class of techniques that utilizes
direct, force-based measurements. These involve physically manipulating a biomolecule to
study its mechanical properties. Typically, a molecule is clamped between two regions, one
or both of which an operator can control. Monitoring the force applied and the distance
between the two regions can provide information about the structure and stability of a
biomolecule. Atomic Force Microscope (AFM) based probing has been used for example
to study the folding and unfolding of individual titan molecules [12]. Optical Tweezers
have been used to physically control biofunctionalized beads with concentrated light and
have been used to study mechanical properties of individual strands of DNA [13]. Magnetic
beads have been used similarly to manipulate individual biomolecules [14].
Electronic and fluorescent techniques have the advantage of being less invasive than
force clamped systems, which inherently requires the forced manipulation of a biomolecule.
For certain measurement techniques, electronic and fluorescent systems also have the po-
tential for scaled detection, making commercial applications more viable. Direct force-
manipulation of individual biomolecules may have limited application space, as a technique
used primarily for basic science research.
3
1.2 Applications
In commercial space, the desire to perform DNA sequencing has fueled the development
of a number of powerful sequencing techniques. Notable ensemble sequencing technologies
include Ion Torrent’s hydrogen ion sensing system [15], Illumina’s optical detection plat-
form [16], and Roche’s 454 Sequencing optical platform [17]. All three technologies employ
sequencing-by-synthensis (SBS), whereby DNA polymerase is used to construct a comple-
mentary strand of DNA based off a tethered sequence. The incorporation of new bases into
a synthesized DNA strand generates a signal. In the case of Ion Torrent’s system, the signal
comes from the release of a hydrogen ion which is detected with ion-sensitive field-effect
transistors (isFETs) built in a massively multiplexed CMOS chip. Roche and Illumina,
which also provide massively multiplexed platforms, rely on the generation of an optical
response with the incorporation of a base.
A number of challenges are common to many ensemble SBS platforms. One challenge
is low signal levels emitted by the incorporation of any one DNA base. This necessitates
amplification of the tethered DNA to allow for the emission of a much larger signal, which
requires preparation time and effort. Homopolymers, that is, a sequence of repeated nu-
cleotides on a DNA sequence, add additional challenges to sequencing. Read lengths are
often limited in ensemble platforms as well, as any inefficiencies in the sequential synthesis
steps that result in a missed incorporation will result in misaligned phase of parallel DNA
strands, leading to a degraded SNR with every subsequent incorporation [18]. Lengthy run
times are also common with ensemble platforms [19].
To address some of these problems, new single-molecule sequencing techniques are
being developed. The high sensitivity of single-molecule based sensing systems allows them
to resolve individual DNA bases without the need for biological amplification. Companies
such as Pacific Biosciences and Oxford Nanopore have released DNA sequencing products
based off of zero-mode waveguide single-molecule fluorescence imaging [20] and nanopore
technology respectively. These technologies boast high transduction capabilities and long
read lengths. The all-electronic sensing mechanism of nanopore-based sequencing provides
4
additional benefits in the form of cost and form-factor, where Oxford Nanopore’s MinION
sequencing tool can fit in the palm of a hand, and at the cost of only $1000 it is orders of
magnitude less expensive than competing technology. The size and cost reduction are in
part due to the elimination of larger and more costly optical hardware required in fluorescent
based systems. Nanopore-based sequencing is not without its own challenges, as fast and
non-uniform translocation speeds make deciphering individual bases more challenging.
In addition to sequencing applications, single-molecule techniques are being explored
for assay platforms by startup companies such as Quanterix Corporation [21] and Sin-
gulex [22] which both utilize optical detection. In the assay space, single-molecule sensi-
tivity allows for the detection and quantification of extremely low concentrations of target
molecules.
1.3 single-molecule Field Effect Transistors
The single-molecule Field-Effect Transistor (smFET), fabricated out of point-functionalized
carbon nanotubes, is a relatively new type of electronic-based sensor that has the potential
to serve as a powerful tool for both basic science research and for commercial medical di-
agnostics applications. Capable of detecting a single electronic charge with high transcon-
ductance, smFETs have the capacity for extremely low limits-of-detection and label-free
high-bandwidth sensing.
Similar to nanopore-based systems, smFETs can offer an all-electronic compact form-
factor as optical hardware is not needed. At the same time, they have demonstrated the
sensing versatility of optical-based systems through a wide breadth of academic studies.
They have been used to investigate a number of biological processes, including DNA hy-
bridization kinetics [23], debye screening effects [24], EDC interactions with a carboxylic
acid functional group on the CNT sidewall [25], lysozyme dynamics [26] and DNA Poly-
merase functionality [27]. These studies consistently report long sensor lifetimes and high
SNR ratios at sub-millisecond temporal resolution.
smFETs have to-date only been fabricated as discrete devices on passive substrates.
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The resulting electrical parasitics increase noise at high frequencies, reducing achievable
bandwidths. The use of passive substrates also limits the number of devices that can be
fabricated on a single chip.
In this work, smFET devices are integrated onto custom-designed CMOS substrates,
offering scalability unachievable with passive implementations. A high-density sensing array
will be necessary for any commercial application of smFET devices. Integration also reduces
parasitics, allowing the bandwidth of the measurement platform to extend to 1MHz. From
a research perspective, higher measurement bandwidths can provide additional insight into
biophysical processes of biomolecules with fast kinetics. A high bandwidth system is also
required to enable sufficiently fast scan rates in a highly multiplexed commercial application.
1.4 Thesis Outline
This thesis describes the design of the CMOS chip used as the active substrate for inte-
grated smFET testing. The post-processing steps required to integrate nanotubes onto
the chip are discussed in detail. The electrical and noise characterization of integrated de-
vices is provided. Electrochemical functionalization of devices, a procedure used to convert
nanotubes into smFETs, is then presented. Random telegraph noise (RTN) observed in
non-oxidized and oxidized devices is then reported, which serves to validate the temporal
resolution of the system while also illustrating spurious activity that acts as yield detractors
in the fabrication of smFET devices. The chapters of this thesis are arranged as follows:
Chapter 2 provides background information, including an overview of why carbon
nanotubes are attractive sensor candidates, how smFETs are created from carbon nan-
otubes, and what type of data is collected from a smFET device. The chapter then describes
in detail the motivation for integrating smFET devices onto integrated circuits.
Chapter 3 describes the electrical parasitics of smFET devices. Carbon nanotube
noise is also discussed. The resulting noise and parasitic estimates derived in this chapter
are used to optimize the integrated circuit design. A detailed description of the custom-
designed non-integrated test platform is also provided.
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Chapter 4 discusses the design of the CMOS chip. The electrode array, digital switch
matrix, digital control circuitry, low-noise amplifier and biasing circuitry are described in
detail.
Chapter 5 describes the post-processing steps required to convert the surface of the
integrated circuit into an array of carbon nanotube sensors.
Chapter 6 describes the custom-designed testbench used to test the fully processed
integrated circuits. The chapter includes a detailed description of the test hardware and
software.
Chapter 7 discusses the electrical characterization of nanotubes integrated onto the
CMOS substrate. Current-voltage and noise characterization are presented, and measured
parasitics are discussed.
Chapter 8 describes the electrochemical oxidation of integrated carbon nanotubes.
Micro-second timescale oxidation activity is also reported in this chapter.
Chapter 9 describes random telegraph noise observed in non-oxidized and oxidized
integrated nanotubes. RTN in oxidized non-integrated nanotubes is also reported.
Chapter 10 provides a summary of the results of this thesis. Future work is then




This chapter begins with a brief overview of carbon nanotubes. Next, carbon nanotube
biosensors are discussed generally. smFET devices are then described, which includes de-
tails on functionalization methodologies and signal characteristics. The motivation for in-
tegrating smFET devices onto CMOS substrates is then discussed in detail.
2.1 Carbon Nanotubes
Carbon nanotubes are one-dimensional cylindrical structures, composed of carbon atoms
arranged in a honeycomb configuration. They have a number of remarkable qualities in-
cluding exceptionally high strength [28] and ballistic conduction [29].
The mechanical characteristics of nanotubes are derived from the sp2 hybridization
which makes up the nanotube lattice. Three σ bonds form the structure of CNT, which
gives it strong mechanical properties. π bonds, which are not bound as tightly to the carbon
atom as the σ bonds, result in the nanotube’s electrical properties.
The electrical characteristics of nanotubes can be derived from an analysis of the
band structure of a material called graphene. Graphene is a 2-dimensional carbon material
with the same honeycomb lattice structure as a nanotube, with similar σ and π bonds form-
ing the basis of its mechanical and electrical properties. The band structure of graphene
describes the allowable energy states electrons may occupy as a function of wavevector
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value. It is derived from the nearest-neighbor tight-binding approximation in which wave-
functions overlap neighboring atomic sites, but do not extend beyond this point. The band
structure follows equation 2.1, which can be visualized in Figure 2.1. One point of interest
in graphene’s band structure are regions in which the conductance band and valence band
meet. These points are referred to as Dirac points. The dispersion relationship around
these points can be approximated as linear, which results in interesting properties such as














Figure 2.1: Graphene band structure
Carbon nanotubes can be thought of as rolled-up sections of graphene, as seen in
Figure 2.2. The dimensions and angle of the sheet of graphene determine the nanotube’s
chirality and its electronic properties. The vector T determines the translational axis of the
CNT and can be expressed as T = t1a1 + t2a2, where a1 and a2 are unit cell vectors and
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t1 and t2 are integers. The magnitude of T describes the length scale of periodicity in the
tubular direction of the CNT. The vector Ch is known as the chiral vector and describes
the segment of graphene that is rolled up providing the nanotube its cylindrical structure.
Ch can be expressed as Ch = na1 +ma2, where n and m are integers. The area covered by
|T × Ch| is one unit cell of the CNT, which is repeated along the translational axis. The
number of hexagons within a unit cell is N =
|T × Ch|
|a1 × a2|
Figure 2.2: Constructing nanotubes from graphene [30]
Reciprocal lattice vectors, Ka =
1
N




from the translational and chiral lattice vectors, and are used to determine a nanotube’s
band structure as can be seen in Figure 2.3. b1 and b2 are unit cell vectors in the reciprocal
lattice. The small diameter of a nanotube and requirement for periodic boundary conditions
due to its cylindrical structure results in quantization of graphene’s band structure. The
magnitude of the vectors Ka and Kc are 2π/T and 2π/Ch respectively and result in a
set of N parallel sub-bands mapped across the graphene band diagram. These sub-bands
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constitute a nanotube’s band structure. If a band crosses through graphene’s Dirac point,
the resulting nanotube will be semi-metallic due to the absence of a band gap. If no bands
cross through graphene’s Dirac point, the nanotube will be semiconducting, with its band
gap inversely proportional to the diameter of the nanotube. Representative (10,10) metallic
and (10,0) semiconducting band diagrams can be seen in the top plots of Figure 2.4 [31,32],
where the values in parentheses represent the chiral index values n and m. The bottom
plots of Figure 2.4 illustrate the density of states of both representative nanotubes. The
carrier density in the nanotube is determined according to the equation n =
∫
f(E)g(E)dE,
where f(E) is the fermi function and g(E) is the density of states.
Figure 2.3: Graphene and CNT reciprocal lattice
The mean free path of carriers in both metallic and semiconducting nanotubes can
span beyond hundreds of nanometers, resulting in physically realizable devices that can
exhibit ballistic transport properties. One large contributing factor to the very long mean
free path is the reduction in electron scattering due to acoustic phonons [33], which does not
occur as easily in 1-dimensional systems relative to bulk conductors. The ballistic transport
of the devices results in a quantum conductance value of G =
2e2
h
M where M is the number
of modes that can contribute to electrical conduction in the energy range dictated by the
electrochemical potential of the device contacts [34]. Devices beyond 1µm in length will
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Figure 2.4: Top plots depict band structure of a (10,10) and a (10,0) CNT respectively.
Bottom plots depict Density of States for the (10,10) and (10,0) CNT.
experience intrinsic scattering, while all devices may experience extrinsic scattering due to
non-idealities from dopants and contact barriers, which results in a reduction of achievable
device conductance.
2.2 CNT Sensors
Carbon nanotubes have a number of characteristics which make them very attractive candi-
dates for both traditional ensemble and single-molecule sensors. Their high surface area to
volume ratio and confined conduction channel result in high sensitivity towards chemicals
and biomolecules that can electrostatically interact with the nanotube. They can be used
as exposed-gate devices, allowing the channel of the CNT to be in intimate contact with
the species under detection, thereby providing maximum sensitivity [35]. They have high
current levels, on the order of tens of nanoamperes to microamperes, which makes high
bandwidth sensing applications possible.
Transduction within CNT sensors can work in a number of ways. They have been
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used as electrochemical sensors, where cyclic voltammetry experiments have detected fer-
rocene labeled cDNA interacting with DNA functionalized nanotubes [36]. Charge transfer
between adsorbed molecules and a CNT can result in a doping effect, modulating the
resistance of a device as observed in experiments detecting NO2 and Nitrotoluene [37]
and DMMP [38]. DNA adsorption has been observed to shift nanotube current-voltage
(IV) transfer characteristics, also attributed to an electron doping effect [39]. IV shifts in
protein-adsorption studies have been attributed to electrostatic gating and interactions with
the nanotube-electrode Schottky barrier [35].
When used as field-effect sensors, where shifts in IV curves or modulations in real
time conductance of the device are monitored, they often take the form illustrated in Figure
2.5. The devices are connected in a voltage-clamped configuration, where a transimpedance
amplifier is used to simultaneously bias the device and convert nanotube current into a
measurable output voltage. A backgate, often in the form of a conducting layer buried
underneath the device, can be used to electrostatically control the device operating point
during IV characterization. Similarly, a reference electrode in solution can be used for
electrolytic control of the device operating point, which is particularly useful in topologies
that don’t have backgates.
Figure 2.5: CNT biosensor topology
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2.3 smFET Fundamentals
As described in section 1.3, single-molecule Field Effect Transistors fabricated out of carbon
nanotubes have a number of remarkable sensing qualities. Through a number of studies,
they have demonstrated high sensitivity, fast temporal resolution and long measurement
lifetimes while employing an all electronic, label-free transduction mechanism.
The basic smFET device measurement configuration is identical to that depicted in
Figure 2.5, with a drain-source potential applied across the CNT to drive electrical current
that is measured using the transimpedance amplifier. While ensemble sensors blanket the
nanotube with probe molecules, smFET devices are created through the point attachment
of an individual biomolecule to the CNT sidewall. Molecular activity results in a change
in charge density around the probe attachment point, causing fluctuations in CNT current
levels. Activity is recorded in real time, often with sub-millisecond temporal resolution.
The conversion of a pristine carbon nanotube into a smFET device can be performed
using a number of methods. One method involves the electrochemical oxidation of a carbon
nanotube using sulfuric acid [40]. In this method, carbon nanotube current is monitored in
real time while the electrochemical potential of sulfuric acid in contact with the CNT is con-
trolled using a reference electrode. When the potential difference between the sulfuric acid
and the nanotube is sufficiently large, the nanotube undergoes electrochemical oxidation
which breaks a bond in the CNT sidewall, introducing an oxidative defect point. When a
break occurs, nanotube current levels drop substantially, which can be used as an indicator
to halt the electrochemical reaction by reducing the potential between the nanotube and the
sulfuric acid. A depiction of the electrochemical oxidation process can be found in Figure
2.6.
The point defect introduces a region of localized charge sensitivity. Sensitivity is
thought to be achieved through the introduction of a conduction barrier, whose height
can be modulated by changes in the charge density around this region [23]. The sensitiv-
ity localization has been confirmed using Scanning-Gate Microscopy (SGM) imaging of a
CNT before and after functionalization [23]. SGM is performed by applying a bias on an
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Figure 2.6: Electrochemical oxidation of a nanotube to introduce an oxidative point defect.
Top graph depicts electrolytic voltage used to drive the oxidation event. Bottom graph
depicts the change in nanotube current as a result of the formation of a defect.
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Atomic Force Microscope (AFM) tip that is scanned across a device. Current through the
device is simultaneously monitored. Device current is spatially plotted as the tip location
changes. Regions of high sensitivity show large changes in current in an SGM plot. Pre-
functionalization SGM measurements depict sensitivity near the Schottky barrier location
at the junction between the nanotube and the contact electrodes. Post-functionalization
SGM measurements show a sensitivity localization at a point in the channel of the CNT,
presumably where the defect has been introduced.
Attaching a probe molecule to the defect site aligns the sensitivity and specificity
of the system. In order to attach a probe to the defect site, coupling chemistry must be
performed. The exact chemical nature of the defect site is not well defined after electro-
chemical oxidation though, and it is thought that the defect could be composed of epoxides,
ethers, hydroxides, and carboxyl groups, among others [40]. Carboxyl groups are often used
in coupling reactions and would be the ideal choice for the defect site. To increase the like-
lihood of having a carboxyl group, after electrochemical oxidation, devices are exposed to
potassium permanganate. Potassium permanganate acts as a strong oxidizer, which aids in
converting the chemical group at the defect site into a carboxylic acid. After conversion to
a carboxylic acid, coupling chemistry can be used to link amino-modified probe molecules
to the defect site using standard EDC sulfo-NHS coupling chemistry [23]. The introduction
of a carboxyl group on the CNT sidewall and subsequent coupling to a probe DNA strand
is depicted in Figure 2.7.
Figure 2.7: Biofunctionalized nanotube. Left figure depicts carboxyl group added to a
pristine nanotube. Right figure depicts biofunctionalization of the carboxyl group with an
amino-modified single-stranded DNA probe molecule.
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Interactions between a tethered probe and target biomolecules in solution result in
a modulation of the nanotube current. In the case of DNA hybridization experiments, it is
thought that the hybridization of a target molecule to a tethered probe results in an increase
in the conduction barrier located at the defect site, resulting in reduced current levels, while
the release of the target DNA into solution lowers the barrier again recovering the device
conductivity [23]. An example illustration of what a real-time smFET recording of DNA
hybridization looks like can be found in Figure 2.8, with two conductance states indicative
of the unbound and bound DNA configurations. τhigh and τlow represent the amount of
time spent in a state before transitioning to another state. Amplitude is the magnitude of
the signal. This type of multi-modal temporal data is often analyzed to determine state
occupancy and transition rates, examples of which can be found in Figure 2.9. The left plot
of Figure 2.9 depicts a histogram of device current levels, where noise has been added to
idealized temporal data to simulate how state occupancy is usually observed. The right plot
of Figure 2.9 depicts a dwell time histogram, where the number of τhigh events or τlow events
is counted over a range of time intervals. The dwell time plots are often fit to exponential
functions to extract kinetic information about the system under study.
Figure 2.8: Real-Time DNA hybridization cartoon. High current state corresponds to
single-stranded probe molecule. Low current state corresponds to hybridized DNA duplex.
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Figure 2.9: Histogram (left) and dwell-time plot (right) of synthetic single-molecule data.
While the electrochemical functionalization method described above covalently an-
chors probe molecules to the CNT sidewall, non-covalent functionalization methods have
also been developed in the fabrication of smFET devices. One popular method utilizes a
pyrene molecule as an anchor. Non-functional pyrene and pyrene with a maleimide func-
tional group that can be used for molecular coupling can be seen in Figure 2.10. Unlike
electrochemical functionalization, a defect point is not created, which would suggest that
charge sensitivity localization does not occur. However, experimental results have found
that the non-covalent attachment may introduce a local scattering barrier [41]. Motion of
charged biomolecules in the vicinity of this barrier result in detectable current modulations
in the nanotube.
Selection of a functionalization protocol may depend on a number of factors. Cova-
lent functionalization methods may result in longer sensor lifetimes as non-covalent func-
tionalization schemes may be susceptible to desorption over extended measurement periods.
On the other hand, covalent functionalization requires the use of caustic chemicals such as
sulfuric acid and potassium permanganate. This necessitates the use of contact metals
and reference electrodes that can withstand these conditions or requires the passivation of
contact metals with resist. For this reason, titanium is often used as the contact metal
in many smFET devices because it forms a passivating titanium dioxide surface. Pyrene
attachment does not require the use of such chemicals, which may make it more readily
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Figure 2.10: Left figure depicts pyrene molecule. Right figure depicts N-(1-
Pyrenyl)maleimide, used for biofunctionalization.
compatible with different fabrication flows. Additionally, electrochemical functionaliza-
tion permanently damages a nanotube, while non-covalent functionalization may promote
reusability of devices. The choice of a protocol may also depend strongly on the yield and
transduction capability of the different techniques.
2.4 Motivation for Integration
smFET devices have to-date only been fabricated on passive substrates. The basic layout of
a device can be seen in Figure 2.11a, and a fabrication process flow is described in detail in
section 3.2. Discrete devices are fabricated with co-planar metallization. In this topology,
electrodes that contact the carbon nanotubes are routed to the sides of a chip, where large
pads can be connected to external measurement electronics through a probe station or
through wirebonding to a chip carrier. The number of sensing sites on a chip is often limited
by how many probe pads can fit along the side of a chip. With 75µm pad widths, spaced
10µm apart, approximately 120 devices can be fabricated on a single passive substrate
measuring 1cm by 1cm. Staggering bond pads may increase this number to some extent
while usable substrate area on a chip will decrease this number as a result of additional
space requirements for on-chip reference electrodes and a dedicated area for carbon nanotube
growth catalyst deposition. In literature, the number of smFET devices measured on a single
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passive chip has been significantly less than 120 devices and is often limited by the size of
the chip carrier that is connected to the chip through wirebonds. In DNA hybridization
studies with smFETs for example, 11 devices per chip were fabricated [23].
The small number of devices that can be measured on a passive substrate impacts
smFET research in a number of ways. With biofunctionalization yields reported on the order
of 10% [23], a yield of one functional device per chip necessitates the fabrication of many
chips to record a sufficient number of devices required for a comprehensive single-molecule
study. This can be time-consuming and costly, especially if the fabrication protocol doesn’t
lend itself to wafer scale processing. Additionally, for any practical commercial application
of smFET technology, a significant scale up in the number of devices on a chip is necessary
to provide both robust measurement statistics and a highly-multiplexed sensor topology
capable of detecting many different targets simultaneously.
Integration of smFET devices onto an active CMOS substrate alleviates issues asso-
ciated with reduced device count by significantly increases the number of available sensing
sites on a chip. Thousands or more devices can be vertically connected to active switches
built into the silicon beneath each device using vias. The switches can connect to a common
measurement bus which is routed to on-chip amplifiers, as depicted in Figure 2.11b. The
number of sensing sites on a chip is no longer limited by the number of bond pads or chip
carrier pads and instead will depend on integrated pixel size. The pixel size is defined by
the dimensions of each electrode, associated logic circuitry and switches, all of which can
be specifically tailored to meet the demands of a particular application.
In addition to an increase in the number of devices on a chip, integration provides
substantial benefits in improving the bandwidth of the smFETs. In order to perform mea-
surements at high bandwidths, parasitics that would otherwise result in a reduction in
temporal resolution must be minimized. Figure 2.12 depicts the major sources of parasitics
and noise in a typical non-integrated smFET setup. The parasitic resistances come from
resistance of the micro-electrode contacting the CNT, Relectrode, in series with various other
resistances such as wirebond resistance, PCB trace resistance and cable resistance, all of
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Figure 2.11: (a) Layout of passive smFET configuration. (b) Layout and cross section of
an active CMOS smFET chip.
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which make up Rwire. Typically Rwire is fairly low and can be ignored. The major sources of
parasitic capacitance include electrolytic capacitance between the electrodes contacting the
nanotube and the solution, Csolution, capacitance between the electrode and the backgate
through the silicon dioxide dielectric layer, Cbackgate, capacitance due to wiring and PCB
traces, Cwire, and parasitic capacitance at the input of the transimpedance amplifier Camp.
Typically, the electrolytic capacitance is the dominant source of capacitance, but the other
sources of capacitance can be non-negligible. These parasitic resistances and capacitances




the dominant sources of parasitics are included. This filter can substantially reduce the
sensor’s bandwidth.
Bandwidth reduction of a smFET device can also result from higher noise levels.
Eliminating the series resistance, the smFET frequency response is no longer attenuated at
the amplifier input. At higher frequencies though, noise from the measurement amplifier,
Vamp, will induce a noise current through any stray parasitic capacitances, as will be de-
scribed in section 7.3. This can substantially increase noise levels at higher measurement
frequencies if capacitances are large. The key to increasing sensor bandwidth is therefore
to reduce the electrolytic capacitance between the electrodes and the solution, which will
both push out the low-pass filter cutoff point and will reduce amplifier noise contributions.
Figure 2.12: Discrete device parasitics and noise
On a passive substrate, parasitic capacitance can be reduced by decreasing the size
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of the contact electrode, thought this will inversely increase the series resistance of the
electrode, providing no real gain in bandwidth. Passivation of the electrodes with a resist
such as PMMA can substantially reduce the parasitic capacitance by serving as a thick
dielectric layer with a relatively low dielectric constant. Capacitance can be roughly esti-
mated using a simple parallel plate capacitor model C =
εA
t
where C is the capacitance
estimate, ε is the dielectric constant of the resist, A is the surface area of the electrode and
t is the passivation thickness. The solution capacitance value can easily be reduced below
the backgate capacitance of substrates with typical oxide thicknesses of 285nm by coating
the electrodes with a comparable thickness of PMMA. This passivation technique has been
used with success in a few non-integrated smFET studies, resulting in a large reduction in
electrolytic capacitance value.
A reduction in parasitic capacitance results naturally in a CMOS integrated plat-
form. Because electrodes that contact the nanotube can connect vertically into the CMOS
chip, only a small electrode area needs to be exposed to the solution. This reduced elec-
trode surface area substantially decreases the coupling capacitance, pushing out both the
bandwidth of the sensor and reducing high frequency noise. Additional passivation can be
performed with resist to reduce the capacitance to negligible levels.
One additional advantage of the integrated platform over the discrete platform is the
integration of the low noise transimpedance amplifiers. As mentioned, in non-integrated
systems, PCB traces and connection wires/cables will result in higher total capacitance.
Moving the measurement electronics into an active substrate and placing the amplifier as
close to the sensors as possible provides the optimal configuration for parasitic minimization.
A reduction in parasitic capacitances also makes time-division multiplexing feasi-
ble for commercial applications. smFETs with large capacitances necessitate the use of
amplification electronics with lower bandwidths. This results from amplifier compensation
requirements necessary to maintain electronic stability, as will be discussed in section 4.4.
A low bandwidth amplifier cannot be used to amplify time-division multiplexed smFETs at
high data rates. In order to achieve a highly multiplexed sensing platform, it is necessary
23





This chapter discusses the characterization of nanotube noise and electrode parasitic ca-
pacitance. This characterization aids in the design of the integrated platform described in
Chapter 4.
3.1 Purpose of Characterization
As described in section 2.4, electrical parasitics can impact the wide bandwidth perfor-
mance of an smFET sensor. The resistances and capacitances create a low-pass filter which
attenuates the sensor frequency response, and capacitive parasitics can lead to increased
noise levels at high frequencies. To optimize the design of a wide bandwidth smFET sen-
sor, it is necessary to characterize sources of parasitics so they can be properly minimized.
Additionally, carbon nanotube noise needs to be characterized as well to estimate expected
device noise levels over bandwidths of interest. This is necessary to set a target noise level
in the design of the CMOS-integrated smFET chip.
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3.2 Discrete Device Fabrication
To study the noise properties of devices, individual single-walled carbon nanotube FETs
are fabricated on passive substrates. Nanotubes are grown on SiO2/Si substrates at 890
◦C
using ferritin catalyst and ethanol as a carbon source. Following growth, a bilayer resist pro-
cess consisting of LOR1A (spun at 12s/1000rpm/10000rpm/s + 45s/4000rpm/10000rpm/s)
and Shipley 1813 (spun at 12s/1000rpm/10000rpm/s + 45s/3000rpm/10000rpm/s) is used
to define electrode patterns above the CNTs. 80nm thick titanium electrodes are then de-
posited using e-beam evaporation. Scanning electron microscopy (SEM) is used to locate
devices that extend across the length of the chip. Atomic force microscopy (AFM) is then
used to check whether the diameter of the nanotube is below 2nm, increasing the likelihood
that the device is single-walled. When a good device is identified, a second lithography step,
also using LOR1A and Shipley 1813, is performed to protect the device. Oxygen plasma
is then performed using a Technics Series 8000 RIE (13s/50 watts/250mTorr) to etch away
all exposed nanotubes, leaving an individual CNT bridging each electrode pair. Finally,
platinum is deposited on the chip, also using a bilayer resist process. The platinum serves
as a pseudo-reference electrode during electrolytic testing. The process flow, consisting
of nanotube growth, electrode deposition, nanotube isolation, and platinum deposition, is
depicted in Figure 3.1.
3.3 Discrete Device Testbench
A custom testbench was designed to test discrete devices. This testbench is used for the
noise characterization results presented below. The testbench has also been used by other
researchers during smFET studies of riboswitch folding [42], and the use of diazonium salts
for smFET functionalization.
A schematic overview of the testbench can be found in Figure 3.2, and a picture of the
testbench can be seen in Figure 3.3. The testbench is composed of 11 parallel measurement
channels. Each channel has a dedicated transimpedance amplifier with 1MΩ gain and a
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Figure 3.1: Discrete device fabrication depicting (a) nanotube grown on a passive SiO2/Si
substrate (b) metallization of titanium contacts onto the nanotubes (c) nanotube isolation
step, performed with oxygen plasma and (d) platinum reference electrode metallization.
27
cutoff frequency of 5kHz. The transimpedance amplifier output feeds into a second low
pass filter with a pole at 5kHz for additional anti-aliasing attenuation. A configurable gain
stage follows. The 11 channels are then fed into a National Instruments data acquisition
card and sampled at a rate of 20kHz per channel.
The testbench has also been designed to interface with a Temptronics thermostream
temperature system to allow for temperature controlled measurements. Thermocouples
are positioned below and above the socket used for chip testing, and actively monitor the
temperature in a small chamber placed above the test chip.
Figure 3.2: Discrete device testbench schematic
The GUI for the discrete device testbench can be found in Figure 3.4. It is designed
in Labview and allows for simultaneous monitoring of all 11 device channels. It provides
the functionality to perform current-voltage (IV) characterization of devices under test, in
addition to real-time measurement of devices at a static gate potential for extended periods.
3.4 Noise Characterization
The Power Spectral Density (PSD) of a range of low-current discrete devices recorded
in 1XPBS can be found in Figure 3.5. The corresponding DC current for these devices
ranges from roughly 2nA to 70nA. Low-current devices are the focus of the discrete-device
characterization as they are impacted by external noise sources much more so than high
current devices. Higher current devices, on the order of 100-1000nA, are also regularly
observed. The PSD for the devices is calculated over a 1kHz bandwidth. The data for
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Figure 3.3: Discrete device testbench image
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Figure 3.4: Discrete device testbench GUI
each device is fit to the equation α/fβ and the fit is extended to 1MHz. Thermal noise,
calculated as I2n =
4kT
R
, where k is Boltzmann’s constant, T is temperature, and R is device
resistance, and shot noise, calculated as I2n = 2e|I|, where e is the charge of an electron
and I is device current, are then estimated for each device and added to the fits. These
additions help provide a more accurate estimate for the total noise levels over the bandwidth
of interest for the integrated platform. Spot noise levels on the order of approximately 10−25
to 10−24A2/Hz at 1MHz give a rough estimate of how low noise levels on the integrated
platform need to be to ensure they stay below device noise levels.
3.5 Parasitic Capacitance
The parasitic capacitance of titanium electrodes in 1XPBS is estimated using electrochem-
ical impedance spectroscopy (EIS). EIS effectively applies a signal across the electrode over
a range of frequencies and the impedance is calculated over this range. Titanium electrodes,
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Figure 3.5: Discrete device power spectral density
measuring 100µM × 100µM were fabricated on a SiO2/Si chip and used as the working
electrode during EIS measurements. Recordings were performed over a 1MHz bandwidth,
as can be seen in Figure 3.6.
The EIS data is fit to the circuit model in Figure 3.7. The fit can be seen in
Figure 3.6 as solid lines. The series resistor on the left of the model, R3, represents the
resistance between the titanium electrode and a bond pad connected to the electrode a
few millimeters away and is extracted as 4505Ω. The two series RC networks represent
the titanium electrolytic impedance. A coupling capacitance to the silicon substrate also
exists, but is orders of magnitude smaller than the capacitance to solution and is neglected
from this model. Fitting of the phase data improves considerably when using constant phase
elements in place of capacitors [43], though a capacitive model is more practical for parasitic
extraction and circuit design. Extracted values for R1, R2, C1, and C2 are 3.1TΩµM2,
7.3GΩµM2, 123fF/µM2 and 31fF/µM2 respectively. The resistance values are very large,
which results in extremely low DC leakage currents. The effective lumped capacitance of
the two capacitors in series results in an estimate of approximately 25fF/µm2.
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Figure 3.6: Electrochemical Impedance Spectroscopy (EIS) performed on titanium electrode
in saline solution. Solid line is fit of data using model in Figure 3.7.
Figure 3.8 illustrates the non-integrated smFET layout while including a depiction
of a microfluidic channel above the nanotubes. During discrete device testing, only a small
region of the electrodes are exposed to saline solution through the microfluidic channel
in an attempt to minimize the electrolytic capacitance. Figure 3.8b shows a zoomed in
window of a device between two electrodes exposed to solution, with common electrode
and microfluidic dimensions of 15µm × 1mm labeled. Figure 3.8c shows a cross section
of this electrode. With these dimensions, parasitic capacitances on the order of 375pF
are expected, a value that can be reduced substantially with electrode area minimization
through integration.
Figure 3.7: Electrode model
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Figure 3.8: Parasitics in passive platform. ’a’ depicts passive substrate, with nanotubes
exposed to electrolyte solution over 1mm wide window. ’b’ depicts a zoomed in portion
of the electrolyte window, with one nanotube bridge a pair of electrodes. A 15µm× 1mm
electrode area is exposed to the solution. ’c’ is a cross-sectional depiction of figure ’b’, and




This chapter describes the design of the integrated circuit used as the active platform for
smFET testing. A brief description of the chip architecture is presented, followed by details
on each chip sub-block.
4.1 Chip Architecture
The integrated circuit is designed in a standard 0.13µm CMOS process. An image of the chip
can be found in Figure 4.1 and a schematic overview can be found in Figure 4.2. The chip
is composed of 12 low noise transimpedance amplifiers. The amplifier gain is programmable
and able to handle currents ranging from hundreds of picoamps to microamps. The amplifier
bandwidth is also tunable, providing the ability to maximize front-end bandwidth while
maintaining amplifier stability. Each amplifier can also be powered off, ensuring amplifiers
that aren’t actively monitoring devices don’t unnecessarily consume power and heat up the
chip.
Each amplifier is connected to 500 sensing sites distributed across five rows, resulting
in 6000 total sensing sites arranged in a 60-by-100 grid. Each row can be electrically
disconnected from the amplifier through programmable switches, ensuring that inactive
rows do not contribute substantially to electrical parasitics. The sensing sites in any one
row connect to a common measurement bus through programmable, low leakage switches.
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Figure 4.1: Chip image
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Each sensing site contains two electrodes that are used to provide the source and drain
potential to the CNT. Electrode pairs can be individually programmed to connect to one of
two voltages. This allows devices to be biased at different potentials relative to the solution
potential, a feature that can be utilized to control which devices undergo electrochemical
reactions during functionalization.
The chip also contains four large reference electrodes that can be used for on-chip
electrolytic gating. These electrodes can be seen straddling the sensing array in Figure 4.1.
The electrodes can also be passivated if an external reference electrode is preferred. The
bond pads that connect to these reference electrodes are designed without ESD protection
to allow the potential of the electrode to extend beyond the power rails of the chip.
Figure 4.2: Chip architecture
4.2 Electrode Array
The electrode size and pitch are determined prior to the integrated circuit design and are
established so the integrated low noise amplifier can be optimized for the anticipated par-
asitics of the array. The dimensions are selected for photolithographic convenience while
trying to keep the electrodes small to minimize parasitic capacitance. Electrodes on the
IC are designed with dimensions of 15µm× 15µm. After integrating the carbon nanotubes
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and performing post-processing metallization steps, the electrode size will ultimately in-
crease to final dimensions of 18µm× 15µm or 25µm× 15µm, depending on the processing
performed. A 4µm spacing separates the source and drain electrodes within each pair. Ad-
jacent electrode pairs on each row are spaced with a pitch of 25µm, and rows are spaced on
a 64µm pitch. An illustration of the electrode dimensions can be found in Figure 4.3. With
these dimensions, and using the estimated 25fF/µm2 parasitic capacitance value derived
in section 3.5 from electrochemical impedance spectroscopy measurements, electrodes are
estimated to have approximately 7-9pF of electrolytic capacitance.
Figure 4.3: Electrode layout depicting the arrangement of four electrode pairs
4.3 Switch Matrix
The switches connecting electrodes to common measurement buses are designed in a low-
leakage configuration to minimize leakage current. To achieve low-leakage, the nodes of
all switches not currently in measurement mode can be kept at a voltage that minimizes
leakage. In Figure 4.2, M6 may represent such a switch. When it is not turned on, in
cases where its associated device is not being measured, M8 is asserted. This ties the drain
potential of M6 to a set value. The body potential of all the switches can also be controlled
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externally to minimize leakage.
4.4 OTA Design
The transimpedance amplifier used as the current-to-voltage preamplifier is constructed
with a low-noise two-stage folded cascode operational transconductance amplifier (OTA).
A folded input stage is selected to provide maximum flexibility in the operational bias point
of the amplifier.
Figure 4.4: Operational Transconductance Amplifier
The OTA is designed to keep amplifier noise below the noise spectrum of most
nanotubes noise across the 1MHz measurement bandwidth. To achieve this, PFET input
devices are selected due to their superior noise performance relative to comparable NFET






K is a process-dependent constant, Cox is the gate oxidate capacitance, f is frequency and
W and L are the transistor gate width and length respectively. To keep flicker noise to a
minimum, the WL product is sized very large. Arbitrarily large values of W and L though
can result in worse noise performance, as the input capacitance of the amplifier will increase
current noise at high frequencies. There exists an optimal transistor area for maximum noise
reduction, which follows the equation WL =
3Ctot
2αCox
[44], where Ctot is the total parasitic
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input capacitance. With an expected parasitic capacitance of approximately 7-9pF, the gate
area of the input devices to the OTA should result in roughly 13pF of amplifier capacitance.
This is a large value, and would result in very large silicon real estate area. Fortunately, the
nanotube noise should also be taken into account during design. As described in chapter 3,
nanotubes have fairly high flicker noise values. Taking expected nanotube noise levels into
account allows for reduced noise performance requirements.
At high frequencies, transistor thermal noise dominants the flicker noise, becoming
the primary noise source. The thermal noise follows the equation V 2n,t =
4kTγ
gm
, where k is
the Boltzmann constant, T is temperature, γ is a channel length dependent value, and gm
is the device transconductance. The primary variable that a designer can change to reduce
thermal noise is an increase in the device transconductance. gm is proportional to the W/L
ratio of a device, all other factors being constant. It is also proportional to the square root
of the device current Id. To keep thermal noise to a minimum, the devices need a large
W/L and high current.
To achieve both a large WL area for flicker noise reduction and a large W/L for
thermal noise reduction, input devices are sized with a very large width and the technology
minimum length. With W and L dimensions of 1mm×400nm, amplifier spot noise at 1MHz
is estimated at 1.73 nV/
√
Hz. Amplifier input capacitance at these dimensions is roughly
1.5pF. With 9pF of parasitic input capacitance, this results in noise levels of approximately
10−26A2/Hz. This is sufficiently below the noise of most nanotubes as characterized in
section 3.4. A more realistic estimate of the noise performance at 1MHz includes the series
resistances due to the switch matrix, which can increase the spot noise at 1MHz up to
1.7× 10−25A2/Hz due to an increase in thermal noise levels. Noise performance and other
amplifier parameters can be found in Table 4.1.
After the input devices have been appropriately sized, the remaining devices are
sized to ensure their noise contributions to the amplifier are lower than the contributions
due to the input devices. This resulted in fairly large devices as well. The sizing of all
transistors in the OTA can be found in Table 4.2.
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Parameter Value
Open Loop Gain 85.6 dB
Gain Bandwidth Product 181 MHz
Input Voltage Noise @1MHz 1.73 nV/
√
Hz
Quiescent Current 5.5 mA
Operating Voltage 2.5 V










Table 4.2: Transistor sizes for the OTA of Figure 4.4
In addition to low noise, the amplifier is also designed with a wide gain bandwidth
product (GBW). The bandwidth of a transimpedance amplifier is a function of the GBW
according to equation 4.1, where Cin is defined as the total input capacitance at the inverting
input of a TIA and Rf is the feedback resistance value. The gain bandwidth product of
a standard two-stage OTA like that depicted in Figure 4.4 is equal to
gm
C1
, where gm is
the first stage transconductance and C1 is the compensation capacitor used to establish a
dominant pole in the amplifier’s frequency response. The value of gm is maximized to ensure
low thermal noise, so a wide gain bandwidth product can be set with appropriate sizing of
C1. A C1 value of 11.8pF, implemented with vertical natural capacitors (VNCAP), results
in a GBW of 181 MHz. At this GBW, an anticipated input capacitance of approximately
9pF, and typical feedback resistance values of 100kΩ to 1MΩ, the 3dB cutoff frequency
ranges from 1.7MHz to nearly 5.7MHz. The 3dB cutoff could potentially extend higher
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than this estimated range due to series resistances increasing the effective impedance of
the electrolytic capacitance at higher frequencies, though any series resistances will add
additional noise to the system as previously mentioned. Noise, gain and phase simulations
of the OTA can be found in Figure 4.5.
Figure 4.5: OTA simulated characteristics. Top graph depicts OTA gain and phase. Bottom








A bank of passive feedback resistors and compensation capacitors is used to construct
a configurable transimpedance amplifier out of the OTA as can be seen in Figure 4.6.
Resistors are constructed out of P-type doped OP polysilicon resistors. Resistors range in
size from 10kΩ to 10MΩ. 100MΩ gain is realized using a T network configuration with a
resistance value of RTnetwork =
R1R3 +R2R3 +R1R2
R3
, where R1 = 9MΩ, R2 = 1MΩ and
R3 = 100kΩ. Though a T network can substantially increase the gain with smaller resistance
values, the input referred noise contribution of this network is effectively equivalent to a
9MΩ resistor, which must be considered in design.
Capacitors are constructed out of VNCAP. Capacitor value starts at 25fF and double
in size until a set of eight capacitors are created with the largest value equaling 3.2pF.
Feedback capacitors are required to ensure amplifier stability. The minimum feedback
value required follows Equation 4.2, where Cin is again the input parasitic capacitance
value, GBW is the gain bandwidth of the OTA, and Rf is the feedback resistance value.
With a range of selectable resistors, and an estimated but for practical purposes unknown
value of Cin during the time of design, a bank of compensation capacitors ensures stability






For both the resistor and capacitor networks, switches are connected from the input
side of the transimpedance amplifier to ensure the gate-source potential of the switch stays
relatively constant while current is being amplified.
In addition to the passive network of resistors used for amplification, a network of
active elements [11,45] has also been designed to provide very high gain values. The active
configuration can be seen in Figure 4.7. Transistors M1-M4 are all connected in diode-
connected configurations. The DC bias value of all amplifiers is set to the same value. This
effectively ties the nodes at the negative terminal of all the amplifiers to the same value.
Because of this, the potential across symmetrical nodes of M1 and M2 are equivalent, as are
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Figure 4.6: Transimpedance amplifier passive feedback elements. Elements provide config-
urable gain and compensation.
symmetrical nodes of M3 and M4. This allows the circuit to be used as a current amplifier,
where the sizing ratio M2/M1 and the sizing ratio M4/M3 determine a gain value. M2/M1
and M4/M3 both have gain values of approximately 32, resulting in a current gain value
of about 1000. The amplified current then passes through a programmable resistor bank
which converts the current into an output voltage. The network has been configured to
provide active gain values ranging from 10MΩ to 1GΩ.
4.6 Bias Circuitry
Each OTA is biased with four different biasing circuits, separately controlling the operating
point of devices M1, M4-M5, M6-M7 and M10 in Figure 4.4. The circuitry for the four
respective OTA bias points can be found in Figure 4.8, where diode-connected transistors
are used to generate appropriate potentials. One notable feature of the biasing circuitry
are shunt control lines, which can be used to turn off a transimpedance amplifier when it is
not in use to lower power consumption and heat generation.
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Figure 4.7: Transimpedance amplifier active feedback. Ratios M2/M1 and M4/M3 deter-
mine current gain while programmable resistor is used for current-to-voltage conversion.
Figure 4.8: OTA bias circuitry
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The four separate biases allow the OTA operating point to be tuned during testing.
To minimize the number of I/O pins utilized for biasing, the four current sources that
feed into the biasing circuits are distributed across the chip using a daisy chain of current
mirrors that feed from one amplifier to the next, one unit of which can be found in Figure
4.9. Complementary circuitry exists with PFET input devices and NFET output devices.
The daisy chain is used to bias 36 amplifiers; 12 for the transimpedance amplifiers and 24 for
the active feedback amplifiers. To ensure that the current mirrors provide both good current
matching and low noise contribution, the devices are sized relatively large, with NFET W/L
measuring 20µ/8µ and PFET devices measuring 40µ/6µ. Low noise contribution is critical,
because any noise introduced early in the daisy chain will propagate throughout the chip.
Figure 4.9: Bias current mirrors
4.7 Digital Control
All digital logic, including switch matrix settings and amplifier settings, is controlled using a
scan chain constructed out of D flip flops. To ensure that the electrode array and amplifiers
are always in well defined states, each element of the scan chain is fed into an additional
flip flop. Data is loaded into these second level flip flops through a ”LOAD” control line
that is only asserted when the scan chain has been fully programmed. The output of the
second level flip flops is then fed to various digital switches. An asynchronous ”RESET”
line is also available for initialization purposes.
The amplifier and switch matrix run off of a 2.5V supply while the scan chain runs
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Figure 4.10: Scan chain used to digitally program switch matrix and configure amplifier
settings
off a 1.2V supply. To achieve digital control, a voltage translator is used on the output of
each control flip flop, as can be seen in Figure 4.11. In this design, transistors M5-M8 are in
a cross-coupled positive-feedback configuration, which ensures that the lower-voltage logic
feeding into transistors M5 and M7 can get properly pulled to higher logic potentials.
Figure 4.11: Voltage translator used to convert scan chain 1.2V logic into 2.5V logic used




This chapter describes the post-processing steps required to integrate carbon nanotubes
onto the active CMOS substrate.
5.1 Post-Processing Overview
Integrated circuits as received from the manufacturing foundry must be extensively post-
processed to integrate the carbon nanotubes. Major processing steps are highlighted in
Figure 5.1 and described in detail below.
5.2 IC Handling
Before post-processing begins, the integrated circuits are attached to 1cm-by-1cm dummy
chips using Masterbond’s EP125 epoxy. Due to the large number of post-processing steps
involved, direct handling of the integrated circuit could lead to damage. By using a dummy
chip as a handle, the chips can be processed without directly touching them. Dummy chips
are first roughened with a diamond scribe before epoxy attachment to increase the bond
strength with the epoxy. Chips are then mounted with the epoxy and cured for 1 hour on
a hot plate at 150◦C followed by a 2 hour cure at 205◦C. An image of a chip mount to a
dummy substrate can be found in Figure 5.2.
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Figure 5.1: Post-processing steps depicting (a) unprocessed chip (b) polyimide etch (c) bond
pad protection (d) silicon nitride etch (e) silicon oxide etch (f) aluminum etch (g) bond pad
protection removal (h) carbon nanotube transfer (i) metallization lithography (j) titanium
electrode metallization (k) isolation lithography (l) fully processed chip
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Figure 5.2: Integrated circuit mounted to dummy substrate
5.3 Electrode Exposure
A profile of the top of the IC can be seen in Figure 5.1a. The bond pads are initially exposed
while the electrodes that will be used to connect to the CNTs are covered in polyimide,
silicon nitride, and silicon oxide.
The first post-processing step is removal of polyimide that passivates the unprocessed
integrated circuit, as seen in Figure 5.1b. A chip before-and-after polyimide removal can be
seen in Figures 5.3a,b. The polyimide can be wet etched using Airproducts ACT 935 UP for
4 hours on a hot plate set to 90◦C. ACT 935 UP does etch aluminum at a rate of 1nm per
minute though, and some bond pad corrosion can be seen as a result of this in Figure 5.3c.
Alternatively, the polyimide can be etched using oxygen plasma, followed by a brief descum
in ACT 935 UP as can be seen in Figure 5.3d. Dark field images taken under a microscope
before-and-after an ACT 935 descum etch can be found in Figures 5.3e,f respectively.
Next, HD Microsystems HD8820 photo-definable polyimide is used to protect the
bond pads while exposing the electrode array area for dielectric removal as depicted Fig-
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Figure 5.3: Polyimide removal depicting (a) unprocessed chip (b) chip with polyimide
stripped (c) polyimide strip using ACT 935 UP chemical etchant (d) polyimide strip using
oxygen plasma, followed by brief ACT 935 UP descum etch (e) dark field image of chip
after oxygen plasma etch (f) dark field image of chip after oxygen plasma, followed by brief
ACT 935 UP descum etch
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ure 5.1c and captured in Figure 5.4. The polyimide is spun (10s/500rpm/500rpm/s +
60s/6000rpm/500rpm/s) onto the IC followed by a 1 minute bake at 110◦C then a 70 sec-
ond proximity exposure at 8mW/cm2 using an MA6 mask aligner. Proximity exposure
is utilized to eliminate cracks that can appear across edge bead when performing contact
exposure. An example of the cracks can be seen in Figure 5.5. Smaller micro-cracks some-
times appear during proximity exposure as well, presumably due to residual stress build
up. As long as the cracks don’t appear across critical bond pads they’re not problematic.
After polyimide exposure, a 60 second development follows. The polyimide is then partially
cured on a hot plate, ramped from room temperature to 190◦C at a rate of 5◦C per minute,
with a soak time of 30 minutes at 190◦C, followed by a cool down of 10◦C per minute.
Figure 5.4: Polyimide photolithography used to protect bond pads while exposing electrode
array for silicon nitride, silicon oxide, and aluminum removal
To perform the silicon nitride etch, patterned chips are placed in a beaker con-
taining room temperature phosphoric acid, which is brought to a boiling temperature of
170◦C in 9 minutes when placed in a heated silicone oil (Dow Corning 210H) bath. Boiling
phosphoric acid is one of the only selective isotropic etch methods for removal of silicon
nitride [46]. Typically, chips undergoing a boiling phosphoric acid etch are masked using
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Figure 5.5: Polyimide cracks
silicon dioxide [47] because standard photoresists cannot withstand the high etch temper-
atures. HD8820 however can withstand the boiling phosphoric acid etch conditions, in
addition to all subsequent etches required. Once brought to a boil, the chips continue to
soak at 170◦C for an additional 10 minutes to complete the nitride removal, depicted in
Figure 5.1d.
After silicon nitride removal, the silicon oxide layer is etched away using Transene’s
AIPAD Etch 639, as seen in Figure 5.1e. The etch is performed at room temperature for
8 minutes. A silicon nitride layer beneath the silicon oxide is used as an etch stop. It is
ultimately used as the supporting substrate for the carbon nanotubes as well. The roughness
of the silicon nitride layer exposed after the oxide etch is characterized with AFM, as can be
seen in Figure 5.6. The roughness over a 5µm-by-5µm area is on the order of Ra = 3.36nm
and Rq = 4.25nm. This is about 10X rougher than a polished silicon dioxide wafer. A
large element of the roughness are metal fill islands that are buried in deeper fabrication
layers of the integrated circuit. The metal fill is used during IC manufacturing to ensure
that polishing steps don’t cause excess dishing. When the periodicity of the metal fill is
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subtracted from the AFM scan, Ra = 0.46nm and Rq = 0.58nm.
Figure 5.6: Surface characterization of silicon nitride layer exposed after silicon oxide etch
After the silicon oxide etch completes, the aluminum electrodes are exposed. Alu-
minum is incompatible with saline solutions used during wet testing though, so it is etched
away using Transene’s Aluminum Etch Type A (5 minutes at 50◦C) to reveal a titanium
nitride adhesion layer (Figure 5.1f). Care must be taken to ensure overetching of the alu-
minum does not occur. Overetching appears to break through some of the adhesion layer,
making the electrodes susceptible to corrosion as can be seen in Figure 5.8. Once the alu-
minum etch is complete, the partially cured polyimide mask is removed with an overnight
soak in MicroChems Remover PG, set on a hot plate at 95◦C (Figure 5.1g). A light oxygen
plasma step can be performed to descum the bond pads if any polyimide residue remains.
The complete etch flow, including the silicon nitride etch, silicon oxide etch, and
aluminum etch can be seen in Figure 5.7.
An AFM profile of a titanium nitride electrode after aluminum etch can be found in
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Figure 5.7: Electrode exposure
54
Figure 5.8: Overetched aluminum electrode
Figure 5.9. As can be seen, the electrode is flush with the surrounding surface. The cavity
in the center of the electrode is the via that connects to internal metal layers.
5.4 CNT Transfer
With the titanium nitride electrodes exposed, CNTs can now be transferred to the surface
of the chip (Figure 5.1h). CNTs must be transferred because the nanotube growth process
requires growth temperatures in excess of 850◦C while the CMOS substrate can only gener-
ally tolerate temperatures of approximately 350 − 400◦C, although research is progressing
towards CNT growth at CMOS compatible temperatures [48]. Popular transfer methods
include solution drop casting nanotubes which may be aided by dielectrophoresis [49], and
mechanical transfer which is used in this work.
CNTs are grown with a chemical vapor deposition (CVD) process using diluted fer-
ritin catalyst (250ng/mL). The catalyst is spun onto a 1cm × 1cm SiO2/Si chip with a
spin recipe of 60s/4000rpm/1000rpm/s. Growth is performed at 890◦C using ethanol as a
carbon source. A CNT diameter distribution can be seen in Figure 5.10. The concentra-
tion of catalyst is optimized using a dilution series, starting with a stock concentration of
50µg/mL and diluting this stock to much lower values. The results of the dilution series
can be found in a series of SEM images in Figure 5.11, with 5.11a-f depicting stock growth
(inset shows zoomed in SEM), a 1/10 dilution, a 1/40 dilution, a 1/100 dilution, a 1/200
dilution, and a 1/500 dilution respectively. Besides affecting growth density, lower concen-
trations of catalyst also result in a generally more directed growth. Though these are fairly
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Figure 5.9: Titanium nitride electrode AFM image
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representative images, the growth density for any one catalyst concentration can vary based
on many factors, noticeably the location of the growth chip in the CVD furnace.
Figure 5.10: CNT diameter distribution as characterized with an AFM on a growth sub-
strate
After growth, nanotubes are transferred to the integrated circuit (Figure 5.1h) using
a polycarbonate (PPC) transfer process originally developed for graphene device fabrication
[50]. The CNT transfer process is depicted in Figure 5.12. The polycarbonate solution used
for CNT transfer is prepared with 15g PPC (Sigma-Aldrich) dissolved in 100mL anisole
(Sigma-Aldrich). The PPC is spun on the CNT growth substrate (60s/3750rpm/500rpm/s)
and then baked for 5 minutes at 100◦C, as seen in Figure 5.12b. A square window, larger
than the 5mm× 5mm integrated circuit but smaller than the 1cm× 1cm growth substrate,
is cut into a piece of scotch tape. The scotch tape is then placed on the transfer substrate
and the perimeter of the cut window is pressed against the surface to ensure good contact
to the PPC, as depicted in Figure 5.12c. The tape is then slowly peeled from the transfer
substrate, removing the film of PPC and the CNTs attached to it, as seen in Figure 5.12d.
The PPC film is then placed on the integrated circuit (Figure 5.12e). Heating the IC to
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Figure 5.11: Catalyst dilution series depicting growth with spun-on catalyst at (a) stock
solution concentrations (b) 1/10 stock (c) 1/40 stock (d) 1/100 stock (e) 1/200 stock (f)
1/500 stock
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100◦C for one minute increases the adhesion between the PPC and the IC, allowing the
scotch tape to be removed while leaving the PPC and transferred CNTs on the surface of
the chip (Figure 5.12f). The PPC is then dissolved in a 30 minute chloroform soak (Figure
5.12g-h).
Figure 5.12: CNT transfer process depicting (a) passive growth substrate with nanotubes (b)
coating the growth substrate with polycarbonate (c) applying scotch tape to the substrate
(d) peeling off the scotch tape and removing the polycarbonate and nanotubes (e) transfer
of the polycarbonate and nanotubes to the active CMOS substrate (f) releasing the scotch
tape from the active substrate while leaving polycarbonate and nanotubes on surface (g-h)
polycarbonate dissolved in chloroform.
5.5 CNT Metallization
After transfer of the CNTs, a metallization step is performed using titanium to bridge the
connection between the transferred nanotubes and the exposed titanium nitride electrodes
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(Figure 5.1i-j). The titanium metallization lithography is accomplished using a bilayer resist
process composed of LOR5A (12s/1000rpm/10000rpm/s + 45s/4000rpm/10000rpm/s) and
Shipley 1813 (12s/1000rpm/10000rpm/s + 45s/3000rpm/10000rpm/s). A 5 second hard
contact exposure using an MA6 is performed to pattern openings above the electrodes.
Titanium is deposited using an Angstrom EvoVac E-beam deposition tool at a rate of 0.3
Angstroms/s. Additionally, a custom milled shadow mask made of stainless steel is used
during deposition to shield the bond pads from the deposited metal as seen in Figure 5.13.
The shadow mask is used to make sure no metal is deposited near the bond pads, ensuring
that any liftoff issues don’t render the chip unusable. A chip that just completed electrode
deposition with the shadow mask can also be seen in Figure 5.13 as well. After deposition,
liftoff is performed in heated Remover PG for 1 hour. The resulting pattern leaves a 4µm gap
between the source/drain electrodes where the CNTs are exposed. Images of the electrodes
before and after titanium metallization can be found in the top two pictures of Figure 5.14.
Figure 5.13: (Left) Custom milled shadow mask fixture used during titanium deposition
(Right) Chip post-metallization using photolithography and shadow mask
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Figure 5.14: Metallization and isolation
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5.6 CNT Isolation
To ensure that CNTs only bridge isolated electrode pairs and do not short adjacent pairs
or bond pads, a CNT isolation step is performed (Figure 5.1k-l). Photolithography is
used to protect nanotubes that bridge electrode pairs, as can be seen in the bottom image
of Figure 5.14. The nanotube isolation lithography is performed using Futurrex NR9-
1000P (12s/1000rpm/10000rpm/s + 45s/3000rpm/10000rpm/s), using a 90 second hard
contact exposure. Futurrex NR9 is a negative resist, meaning areas that are exposed to UV
radiation are cross-linked and do not dissolve during resist development, while those regions
that are not exposed to radiation are washed away. This is important during the isolation
stage. During the CNT transfer phase, many nanotubes likely fall across bond pads on the
perimeter of the chip. To ensure these CNTs are blasted away during the isolation phase,
the perimeter of the chip must be exposed during the nanotube dry etch process. The
small 5mm × 5mm chip size results in large edge bead when spinning photoresist, which
is difficult to break down in the case where positive resists are being used. The negative
Futurrex resist on the other hand washes away the edge bead with no trouble as it is never
cross-linked.
After development, oxygen plasma is then performed using a Technics Series 8000
RIE (13s/50 watts/250mTorr) to blast away CNTs not protected by the resist. The photore-
sist is then stripped in heated Remover PG. A collection of scanning electron micrographs
can be found in Figure 5.15 depicting individual nanotubes bridging fully processed elec-
trode pairs.
5.7 Packaging
When CNT isolation is complete, the fully processed ICs are packaged and wirebonded in
a 257 pin Kyocera CPGA chip carrier. Donut encapsulation is performing using Hysol’s
FP4451 and FP4650 to protect bond wires while keeping the electrode array exposed. The
epoxy is cured for 1 hour at 120◦C followed by a 2 hour soak at 165◦C. After encapsulation,
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Figure 5.15: Scanning electron micrographs of integrated nanotubes
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a polypropylene reservoir is anchored to the chip carrier using silicone to create a test
chamber of approximately 3mL in volume. A fully assembled chip ready for testing can be
seen in Figure 5.16.
Figure 5.16: Fully processed and packaged chip
5.8 Device Passivation
When performing certain types of tests, it may be beneficial to have the capability to
temporarily passivate areas of the chip surface to allow individual or a smaller group of
devices to undergo testing. To make this possible, a custom fabricated spin chuck is used to
allow the fully packaged integrated circuit to undergo photolithography. Figure 5.17 shows
the custom chuck and a window opened in S1813 photoresist. The window is approximately
10 electrode pairs in size.
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Figure 5.17: Passivating the surface of the fully processed CMOS chip to isolate individual
devices for testing, depicting (a) custom built spin chuck (b) insertion of CPGA package




This chapter describes the testbench used to test the fully processed integrated circuits. A
description of the hardware and software is provided.
6.1 Testbench Overview
The testbench used to interface with the chip can be seen in Figure 6.1, with a schematic
overview depicted in Figure 6.2. The chip is programmed using an Opal Kelly XEM6010
and a custom designed Matlab GUI. Programming the chip entails selecting which de-
vices should be connected to the amplifiers and selecting the amplifier gain and bandwidth
configuration. The Opal Kelly is also used for data acquisition after analog-to-digital con-
versation. Amplified signals from the chip are fed to a 12-to-1 multiplexer, then filtered by
a fourth order Bessel filter with a cutoff frequency of 1MHz and sampled at a rate of 4MHz.
The Bessel filter also provides an on-board gain of 20X. The 12-to-1 multiplexer is used to
statically investigate one device at a time in high-bandwidth mode. It can also be used for
time-division-multiplexing of all twelve amplifier channels but at a reduced bandwidth per
channel. The digitized signal is sent from the Opal Kelly to Matlab where it is saved for of-
fline data analysis. The gate potential is provided to an external platinum pseudo-reference
electrode (BASi) by a Yokogawa GS200, filtered with a 10Hz RC filter.
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Figure 6.1: Testbench image
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Figure 6.2: Testbench block diagram
6.2 Temperature Control
Thin silicone tubing is wrapped around the test chamber and connected to a water circu-
lator for temperature control. The temperature of the water circulator is controlled using
Matlab through a serial connection. A teflon passivated thermocouple actively monitors
the temperature in the test chamber.
Unlike passive testing platforms, integrated platforms with built-in amplifier cir-
cuitry consume power and act as heat sources. To determine the effect of power dissipation
on chip surface temperature, a series of heat maps have been collected with an infrared
imager, as seen in Figure 6.3. A slight offset in the overlay of the infrared image on top
of the optical image is the result of camera calibration and does not affect the accuracy of
the temperatures mapped. Figure 6.3a depicts the heat map of an unpowered chip, with
the chip temperature reading approximately 25◦C. Figure 6.3b depicts the heat map of a
chip which is being powered, but all amplifiers are turned off. When the chip is powered
on but no amplifiers are turned on, the chip still draws current due to the large network
of daisy chained current biasing circuitry. Figure 6.3c depicts the heat map of a chip with
one amplifier turned on, the most common configuration for testing. In this configuration,
the chip temperature is approximately 28◦C. Figure 6.3d depicts the heat map when all 12
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amplifiers have been turned on, with the chip temperature approaching 32◦C. For optimal
temperature monitoring, surface integrated thermistors or thermocouples could potentially
be fabricated on the chip.
Figure 6.3: Heat map of packaged integrated circuit depicting heat profile of (a) powered
off chip (b) chip powered on with all amplifiers turned off (c) chip powered on with one
amplifier turned on (d) chip powered on with all amplifiers turned on
6.3 Testing Software
The Matlab GUI has been designed as a fully-automated test interface. It can be used to
scan the electrode array and detect which electrode pairs have devices. Auto-detection is
performed by setting a current floor and ceiling, which flag when a device has a current
within this range. Testing modes include both static testing, where the electrolytic gate
potential is held and current is monitored for a user defined period of time, and IV testing,
where the electrolytic gate potential can be stepped at a controlled rate. The software
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provides real-time results in the form of device current level, power spectral density, and
random telegraph noise identification. Random telegraph noise identification is performed in
real time by filtering acquired data with a Haar function and performing threshold detection
based on the standard deviation of the filtered data. This provides a good estimate for
determining if a device has bi-stable activity, but it is not used to quantify the activity. All
data is saved for offline statistical analysis, where drift removal and hidden markov model
software are used to study the devices in detail. An image of the GUI can be found in
Figure 6.4.




This chapter describes the characterization of integrated devices. Information on device
yield, current-voltage gating and noise properties of integrated nanotubes is provided.
7.1 Device Identification
After post-processing is complete, integrated nanotubes are electronically characterized to
determine the overall yield to this point in the fabrication process. On one representative
chip, nanotubes bridge 717 electrode pairs as determined by electrical continuity tests per-
formed in 1XPBS with a 100mV source-drain potential applied across the devices and a
-300mV electrolytic gate bias provided by an external platinum pseudo-reference electrode.
Electrode pairs are scanned with a range of gain/bandwidth settings, ensuring devices of all
conductance levels are discovered. The physical locations of these 717 devices can be found
in Figure 7.1, which serves as a map of all devices detected and can aid in the analysis of
the spatial distribution of transferred devices.
A subset of 97 devices, drawn from a set of 495 nanotubes detected with wide-
bandwidth amplifier settings, is inspected with a scanning electron microscope (SEM). Of
the 97 devices imaged, 54 contain only a single nanotube, resulting in an expected yield
of 399 single CNT devices on the entire chip. The probability of n nanotubes spanning an
electrode pair is given by a zero-inflated Poisson distribution defined in equation 7.1 and
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Figure 7.1: Physical map of 717 devices detected during electrical continuity tests
depicted in Figure 7.2
P (n) =





e−λ n > 0
(7.1)
This distribution is well fit by λ = 1.07 and p0 = 0.76. This yield can be expected
to improve further by optimizing the density and uniformity of tubes in the transfer pro-
cess. Two additional chips have been fully processed, with 570 and 1127 devices discovered
through electrical continuity tests.
7.2 DC Characterization
To determine the variability in electrical characteristics of devices with one CNT connecting
electrodes, current-voltage (IV) sweeps are performed in 1XPBS while the electrolytic gate
potential is swept from -300mV to 300mV with respect to the source potential. Device
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Figure 7.2: Probability of the number of devices bridging electrode pairs, fit to a zero-
inflated Poisson distribution
current is monitored at a 4-MHz sample rate, and current at each gate potential is monitored
for 15-30 seconds, allowing noise analysis to be performed at each gate bias. A 1-MHz
cutoff 4th order Bessel filter is used for anti-aliasing before data acquisition and defines the
bandwidth of the system. A histogram of the maximum current level of the single CNT
devices can be found in Figure 7.3. The inset of Figure 7.3 demonstrates representative
IV curves, with 10% of devices showing semiconducting behavior similar to the blue curve
and 70% showing semiconducting behavior similar to the red curve. The remaining 20% of
devices are similar to the green curve, with little response to gating consistent with metallic
nanotube behavior. Both metallic and semiconducting nanotubes have been used as smFET
devices though [23,41]; therefore all devices remain candidates for biofunctionalization.
7.3 Noise Characterization
Wide bandwidth input-referred noise spectral densities of these same single-CNT devices
in 1XPBS at zero gate-source bias can be found in Figure 7.4. The noise is fit by Equation
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Figure 7.3: Histogram of the maximum current level of 54 SEM inspected devices measured
in 1XPBS. Inset demonstrates current-voltage characterization of representative semicon-
ducting and metallic devices.
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7.2.
Figure 7.4: Input referred power spectral density of amplifier connected to an electrode






α ranges from 2.3× 10−21 to 7.6× 10−18 with median value of 2.9× 10−19 and β is
approximately 1.16. Nanotubes with high α exhibit a device-limited 1/f spectrum across the
entire measurement bandwidth. Extrinsic noise begins to dominate the noise spectrum of
devices with low α at frequencies greater than 100-kHz, which causes instrumentation-based
degradation of the SNR of any activity beyond this frequency. Integrated current noise is
depicted in Figure 7.5. An integrated value of 504pA rms represents the instrumentation
noise limit of the open headstage amplifier, that is, one connected to an electrode exposed
to buffer solution.
The contributing electronic noise sources are depicted in Figure 7.6. Neglecting
series resistance, Rseries, the amplifier noise voltage induces a noise current across the par-
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Figure 7.5: Integrated current noise of amplifier connected to an electrode in buffer, an
electrode in air, and of SEM inspected devices arranged in noise magnitude percentiles
asitic input capacitances according to Equation 7.3. Non-negligible series resistances, in
the form of switch resistance, routing resistance and electrode resistance, can also induce
a noise current across the electrode capacitance. To keep high frequency noise to a min-
imum, electrode capacitance Celectrode should be kept as small as possible. This can be
achieved by minimizing the surface area of the contact electrode. The ability to connect
vertically to electrodes in CMOS substrates allows the electrode area to be reduced to less
than 300µm2 in this design, resulting in measured electrolytic capacitances of approximately
34pF. Celectrode could be reduced further with passivation of the electrodes that contact the
nanotubes. The higher parasitic Celectrode values characteristic of non-integrated smFET
devices, in particular those with large non-passivated electrodes, can lead to instrumentation
noise dominating nanotube noise over a much wider range of α and at much lower frequen-
cies. Co-integration of smFET devices with low-noise amplifiers in CMOS substrates also
eliminates parasitic capacitances associated with cabling and PCB traces, providing further
advantages over non-integrated platforms.
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Sn(f) = ((2πf(Camp + Celectrode)Vamp))
2 (7.3)
In addition to limiting effective bandwidth through SNR, large parasitic capacitances
can also result in attenuation of the sensor frequency response. Celectrode creates a low-pass
filter with any resistances in series between the electrode and the measurement amplifier.
Series resistance is largely the result of the transistors in the switch matrix. The resistance
value is in the range of 800− 1600Ω depending on how the amplifier is biased. The PFET
switches, depicted in Figure 4.2, will have a lower resistance value if the amplifier refer-
ence voltage is at a higher potential. With Celectrode of 34pF and approximately 1.2kΩ of
resistance due to the switch matrix, the front-end bandwidth extends to 4-MHz.
34pF of reported parasitic capacitance is higher than estimates extracted during
electrochemical impedance spectroscopy measurements described in section 3.5. The in-
creased parasitics may be due to a higher surface roughness of electrodes on the integrated
circuit relative to the test electrodes fabricated on the atomically smooth silicon dioxide
chips used during EIS testing. Processing differences between the integrated circuit and the
EIS test chip may also have resulted in different titanium dioxide thicknesses, which would
have a strong impact on the capacitance value.




This chapter describes the electrochemical oxidation of CMOS integrated nanotubes. The
oxidation procedure is described in detail, and results from two devices are presented.
8.1 Overview
As described in section 2.3, electrochemical oxidation has been used to create charge-
sensitive defect sites in carbon nanotubes. The defect site also serves as an attachment
point for the covalent binding of a probe biomolecule, aligning sensor sensitivity and speci-
ficity thereby enabling single-molecule studies.
In this section, the electrochemical oxidation of CMOS integrated nanotubes is de-
scribed. With a 1-MHz measurement bandwidth, the oxidation process is studied with
microsecond temporal resolution.
8.2 Procedure
Devices undergoing electrochemical oxidation are first pre-characterized with current-voltage
sweeps in saline solution. Characterization is performed by sweeping the solution potential
from -400mV to 400mV relative to the source potential of the nanotube using the external
platinum reference electrode. Sweeps are performed in steps of 25-50mV, measuring current
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at each bias point for 15-30 seconds at a time.
Upon completion of the IV sweeps, the solution chamber is thoroughly rinsed with
deionized water to remove all salts from the system. 0.5M sulfuric acid is then introduced
into the test chamber while the electrochemical potential is initially held 400mV below the
source potential of the nanotube. This is to ensure that the device starts at a potential that
is neither favorable for oxidation nor reduction. Devices that are not undergoing testing
can be tied to a hold potential that does not favor a reaction, they can be left floating, or
they can be passivated with resist as described in section 5.8.
To perform the oxidation, the platinum potential is slowly lowered relative to the
nanotube. Nanotube current is monitored in real-time, and the device is allowed to rest
at each bias value. The potential is lowered until a sharp current drop in the nanotube is
observed, indicating that a reaction on the CNT sidewall has occurred. When the nanotube
current drops, the reference voltage is increased to halt further oxidation of the device.
After electrochemical oxidation, the test chamber is thoroughly rinsed with deionized
water and IV sweeps are repeated in saline solution on the now-oxidized device.
8.3 Device 1 Results
The electrochemical oxidation of one device can be seen in Figure 8.1. The oxidation event
occurs when the electrolytic potential has been brought 900mV below the source potential
of the nanotube. The long period of time observed before the oxidation event occurred is
likely due to the nanotube being biased slightly below its oxidation threshold.
Shortly before the nanotube current drops substantially, metastability is observed in
the device current, as can be seen in Figure 8.2. The metastability does not last long enough
to extract meaningful rate values which could otherwise be used to analyze the kinetics of
the process. These two-level fluctuations have been observed in other work during the
electrochemical oxidation of carbon nanotubes with sulfuric acid, and were attributed to
the breaking and reforming of a covalent bond with a bisulfate ion in solution [51].
Most of the significant oxidation activity occurs within a window of approximately
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Figure 8.1: Electrochemical oxidation of integrated nanotube
Figure 8.2: Metastability observed in device current during electrochemical oxidation
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two seconds in duration as can be seen in Figure 8.3. The activity progresses through a
complex series of steps, with discrete current jumps observed in both positive and negative
directions. Of the activity observed, approximately 5-6 major events were responsible for
shifting the current to new baseline levels lasting 100’s of milliseconds or longer.
Figure 8.3: Major oxidation activity observed
A series of zoomed in graphs depicting the oxidation behavior in more detail can be
seen in Figure 8.4. What is common between these graphs is that many of the large changes
in current are accompanied by a complex series of intermediate states. Some of these states
last for no longer than a few microseconds, as depicted in the top and bottom graph of
Figure 8.4. This suggests that the electrochemical oxidation of a nanotube may involve a
complex reaction route with resolvable scattering signatures, some of which are only visible
because of the high bandwidth with which the reaction is now able to be recorded at.
The before-and-after IV curves of this device can be seen in Figure 8.5. A substantial
drop in current is observed in the post-oxidation curve, indicating the device has been
strongly oxidized.
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Figure 8.4: Zoomed in oxidation activity
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Figure 8.5: IV curves before-and-after electrochemical oxidation
8.4 Device 2 Results
The electrochemical oxidation of a second device can be seen in Figure 8.6. The electrolytic
potential for this device is brought to -1.1V with respect to the source potential of the
nanotube before oxidation activity is observed. Unlike the device depicted in Figure 8.1,
oxidation is halted on this device before current levels dropped all the way to zero, ensuring
that the device remains conductive for further analysis. This constitutes a partial oxidation
of the device.
The major oxidation events of this second device can be seen in Figure 8.7. The
oxidation activity contains a few large, discrete jumps, some of which show brief moments
of recovery. Fewer short-lived intermediate states are observed with this device, possibly
because it was not allowed to complete the full oxidation process.
Before-and-after oxidation IV curves for this device can be seen in Figure 8.8. As
compared to Figure 8.5, the post-oxidation IV curves do not show nearly as much current
degradation for this partially oxidized device.
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Figure 8.6: Electrochemical oxidation of integrated nanotube
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Figure 8.7: Zoomed in oxidation activity
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This chapter discusses random telegraph noise observed in non-oxidized and oxidized carbon
nanotubes.
9.1 RTN in Carbon Nanotubes
As described in section 2.3, smFET devices produce signal levels that fluctuate between
two or more conductance states in real time. Non-biofunctionalized carbon nanotubes have
been observed to produce similar behavior in the form of RTN. RTN is a yield detractor
in the creation of smFET devices, as all devices that exhibit discrete level signaling not
related to the biological activity under study must be carefully identified and discarded.
RTN in carbon nanotubes has largely been attributed to charge traps in the support-
ing substrate beneath the CNT [52–58]. Charges that get trapped electrostatically interact
with the nanotube channel, causing discrete shifts in conductance levels.
9.2 RTN in CMOS Integrated Carbon Nanotubes
Of the 54 single-CNT devices characterized in chapter 7, 13 devices exhibited RTN behavior
as detected during IV characterization in saline solution. RTN can be observed because
current is monitored for extended periods of time at each electrolytic bias point of the IV
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sweep. The RTN behavior is found to vary substantially. Figure 9.1 depicts RTN for three
different devices to provide a sense of the variability observed. The top plot depicts two-
level signaling that changes value on the order of seconds. The rate is so slow relative to
the recording window at each bias point that kinetic analysis of the activity would not be
possible due to a limited number of transitions. The middle plot depicts faster RTN which
is clearly resolved. The bottom plot depicts extremely fast RTN that pushes the limits of
the 1µs temporal resolution of the measurement setup. This can be seen by the majority
of transitions that occur with durations not much longer than 1µs, and a clear attenuation
of many transitions due to anti-aliasing filtration.
Variability in RTN characteristics extends beyond transition rates. Some devices
exhibit more than two conductance states. Figure 9.2 for example shows the current of a
device with three conductance states. The top plot of Figure 9.2 depicts temporal activity
and the bottom plot depicts a histogram of the current, with three conductance levels clearly
visible.
RTN observed also exhibits a wide breadth of gating characteristics. Some devices
exhibit random telegraph noise only over a specific range of gating voltages. Other devices
show sporadic RTN activity at a number of gate potentials. One device observed expressed
RTN with constant activity and stationary transition rates with no gating dependence
whatsoever, despite the device showing strong gate-dependent conductance.
Because of the wide breadth of RTN gating behavior, when performing single-
molecule experimental controls, identification of RTN must be checked not only at the
electrolytic bias point that an smFET device may operate at, but also at all bias points in
the vicinity of this point. This is important to ensure that shifts in the IV characteristics do
not result in a shift in the activation potential of uncharacterized RTN, resulting in false sig-
naling. Shifts in the IV curve can occur due to a number of factors, including the adsorption
of biomolecules. Adsorption of bovine serum albumin proteins, for example, was found to
cause an IV shift of over 40mV in devices gated with platinum electrodes [59]. Temperature
change in solution can cause a large shift in the half-cell potentials of reference electrodes.
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Figure 9.1: Random telegraph noise observed for three different devices, depicting slow rate
(top), medium rate (middle) and very fast rate (bottom) activity.
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Figure 9.2: Three level random telegraph noise observed for a device. Top plot depicts
temporal activity. Bottom plot depicts histogram of current levels.
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Figure 9.3 is a plot of the open circuit potential measured between a platinum wire and an
Ag/AgCl electrode placed in a beaker containing 1XPBS solution. The solution potential
is cycled between room temperature and 37◦C using a temperature-controlled water bath
surrounding the beaker. The 1XPBS solution temperature and the open circuit potential
are then monitored in real time. As can be seen, a change in offset potential greater than
20mV is observed over this temperature range. Though it is not clear whether the potential
change is the result of a change in the platinum half-cell or the Ag/AgCl half cell, the large
change none-the-less stresses the importance of performing control measurements over a
range of biases within the vicinity of the expected smFET operating potential.
Figure 9.3: Time series plot of open-circuit platinum electrode potential relative to Ag/AgCl
electrode in 1XPBS. Temperature of solution is cycled over time.
9.3 RTN in Electrochemically Oxidized Nanotubes
Electrochemical oxidation of carbon nanotubes has been found to occasionally produce
certain devices that express RTN during post-oxidation device characterization in saline
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solution. These devices, like devices that exhibit RTN without chemical modification, would
not be used for biological studies and would be discarded once identified during control
experiments. Understanding the nature of them may help optimize processes to minimize
their creation.
Before-and-after-oxidative-functionalization time-series plots at various time scales
of a partially oxidized device are shown in Figure 9.4. Idealized traces are plotted in red
and are used for kinetic analysis. Idealization is performed by automated baseline drift re-
moval [60] followed by HMM analysis with the vbFRET software package [61]. Performing
idealization using wavelet denoising and thresholding yields comparable results. A his-
togram of raw-data current levels before and after oxidation can be seen in Figure 9.4 as
well and illustrates an SNR of 4.3.
A dwell time histogram of the idealized RTN data is plotted in the top plot of Figure
9.5. Hundreds of dwells on the order of 1µs in duration are extracted, further illustrating
the temporal resolution of this test platform. RTN rate constants are extracted from double
exponential fits to the dwell time histogram according to equation 9.1. Rate constants are
plotted in the bottom plot of Figure 9.5. In addition to extracting values for the 1-MHz
bandwidth (4-MHz sample rate) used during data acquisition, the transient data is filtered
and downsampled to effective bandwidths of 100-kHz (sampled at 400-kHz), and 10-kHz
(sampled at 40-kHz) to illustrate the error associated with capturing fast data at insufficient
bandwidth. Significant error is observed, for example, in the extraction of the fastest rates
at reduced bandwidths. At 10-kHz, the fast exponential term is no longer apparent and
data is fit to a single exponential. The key metric here is the ratio of the measurement
bandwidth to the extracted rate constant. High values of this ratio are important to ensure
missed events do not severely alter the extracted rate values [62].
Ae−kfastt +Be−kslowt (9.1)
Another example of a CMOS integrated nanotube expressing RTN signaling after
electrochemical oxidation can be found in Figure 9.6. The left column of Figure 9.6 shows
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Figure 9.4: High rate random telegraph noise observed in post-oxidation recordings in saline
solution. Left plots depict pre-oxidation signal at various time scales. Right plots depict
post-oxidation RTN at various time scales. Bottom plots depict histogram of current levels.
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Figure 9.5: Rate extraction of idealized RTN data. Top figure depicts dwell time histogram,
plotted over various measurement bandwidths. Bottom figure depicts extracted rate values
as a function of measurement bandwidth.
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a pre-oxidation current trace and histogram, while the right column shows post-oxidation
activity. Clear bistable signaling is evident.
Figure 9.6: High rate random telegraph noise observed in post-oxidation recordings in
saline solution. Left plots depict pre-oxidation signal and histogram. Right plots depict
post-oxidation RTN and histogram.
Random telegraph noise is not unique to electrochemically oxidized integrated nan-
otubes. Non-integrated devices, whose fabrication is described in section 3.2, that have
undergone electrochemical oxidation can also occasionally produce RTN signaling as well.
Pre-and-post oxidation time series plots of two discrete devices can be seen in Figures 9.7
and 9.8. The devices show substantially different behavior, with low-rate telegraph noise
evident in Figure 9.7 and high-rate behavior in Figure 9.8.
As mentioned in section 8.3, metastability in conductance levels has been observed
during electrochemical oxidation of carbon nanotubes in other work and was attributed to
the breaking and reforming of a covalent bond with a bisulfate ion on the CNT sidewall [51].
We also observe this metastability during oxidation in sulfuric acid as reported above, but
the existence of RTN during post-oxidation recordings in saline solution suggests the RTN
observed in this work may have an alternative source.
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Figure 9.7: Random telegraph noise observed in a non-integrated device after electrochem-
ical oxidation. Left plots depict pre-oxidation signal and histogram. Right plots depict
post-oxidation RTN and histogram.
Figure 9.8: Random telegraph noise observed in a second non-integrated device after elec-
trochemical oxidation. Left plots depict pre-oxidation signal and histogram. Right plots
depict post-oxidation RTN and histogram. Inset in bottom right plot depict zoomed in
portion of histogram.
96
As described in section 9.1, charge traps in close proximity to carbon nanotubes
can result in RTN signaling in pristine devices. RTN has also been attributed to charge
trapping induced modulation of a barrier in nanotube film Schottky junctions [63], in nickel
silicide Schottky contacts [64], and in the base-emitter junction of SiGe transistors [65]. One
explanation for the RTN observed after oxidation could be the existence of a charge trap in
the vicinity of the charge-sensitive defect site. Before oxidation, the trap contributes to the
flicker noise spectrum that dominates nanotube noise current. The low conductance state
observed after oxidation may be attributed to scattering from a defect-induced conduction
barrier. Shifts in the barrier height due to the charge trap may be the cause of the RTN
fluctuations. Electrochemical oxidation studies of suspended nanotubes would help assess
this explanation by removing the possibility of substrate-induced trapping. Alternatively,
localized energy states are thought to sometimes be created in point defected nanotubes [66],
which might serve as traps that could induce RTN in the device.
One additional characteristic of the RTN observed in some devices is dynamic dis-
order, resulting in periods of fluctuating kinetics which necessitates the use of a double
exponential model for dwell time fits. Temporal examples can be seen in Figure 9.9. This
activity was observed in the device reported in Figure 9.4. Under the same bias conditions,
the RTN fluctuates between high rate activity and low rate activity. Carrier capture time
for a charge trap follows the equation τc =
1
nvσ
where n is the carrier density per unit
volume, v is the carrier thermal velocity, and σ is the capture cross section. The thermal
velocity of a carrier changes as the square root of temperature and is unlikely to modu-
late enough to cause the change in rate constants observed. The dynamic disorder may be
related to either fluctuations in the capture cross section area or a change in local carrier
concentration, due to interactions between the electrolyte and the defect region.
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Figure 9.9: Dynamic disorder observed in an electrochemically oxidized device. Grey section




This chapter reviews the achievements of this work. A discussion on future work and
possible improvements to the measurement platform follows.
10.1 CMOS Integration Results
The integrated platform has been successfully demonstrated by a number of metrics. Elec-
trical continuity tests, electrolytic gating, and SEM inspection have confirmed the integra-
tion of individual carbon nanotubes onto the chip surface. A study of the power spectral
density of integrated devices reveals a device-limited noise spectrum over a 1-MHz band-
width for many nanotubes, which also constitutes the widest noise measurements performed
on electrolytically biased nanotubes to-date. The electrochemical reaction used to convert
nanotubes into smFET devices has been performed on integrated devices, and microsecond
timescale activity has been captured, opening a window into the complexity of this reac-
tion process. Finally, random telegraph noise of integrated devices has been reported, and




The chip can be improved upon in a number of ways. Substantial improvements can be
made to both the integrated circuit design and the post-processing protocol, though changes
to the chip design would necessitate another tape-out to implement.
The chip has 6000 sensing sites. With expectations of yield drop-off pertaining to
bridging electrode pairs with individual devices (see section 7.1) and low biofunctionaliza-
tion yield expectations, the number of usable electrode sites drops dramatically. To truly
function as a next generation assay platform or a sequencing-by-synthesis system, the num-
ber of sensing sites has to be increased substantially. The density of the current chip array
is limited by the size and pitch of the electrodes, described in section 4.2. These values were
selected in large part for photolithographic convenience for post-processing metallization
and isolation steps. The density could be increased substantially by reducing these values.
After decreasing electrode size and reducing electrode pair spacing, the next limiting fac-
tor in density are the active elements beneath each electrode pair, which include both the
switch matrix switches (see section 4.3), and local flip flops (see section 4.7). Multiple flip
flops are currently built in each electrode pair location which are used to put devices into
various electrical states (Float, Connect to Potential 1, Connect to Potential 2), as described
in section 4.1. If multiple electrical configurations for an electrode pair are not required
(depending on which biofunctionalization method is used), flip flops could be altogether
eliminated from the chip design, and electrodes could be addressed using more traditional
row-column decoders.
The integrated circuit could also be improved by eliminating the active feedback
circuitry described in section 4.5, used for very high gain amplification. This circuitry
is composed of two additional OTAs for each transimpedance amplifier. The gains that
this architecture provides, in excess of 100MΩ, are not necessary for smFET preamplifier
circuitry. The capacity to have such high amplification was included in this first design to
give the chip maximum flexibility, but ultimately the active feedback circuitry was not used
and therefore just consumes space and power. Eliminating these active feedback elements
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would allow the number of integrated transimpedance amplifiers on the chip to be more
than doubled.
In future iterations of the integrated circuit, it may also be worthwhile to include
temperature monitoring circuitry, or at a minimum, resistors in the center of the chip with
a high-temperature coefficient that could be actively monitored. For biological applications,
the chip surface temperature may be very important. Including many power hungry low-
noise amplifiers in the chip can result in considerable heat dissipation as briefly discussed
in section 6.2. Being able to continuously monitor the temperature near the chip surface
may be important to ensure proper functionality.
The ability to perform initial dry characterization of devices using a backgate would
also be advantageous in a new chip, and would make electrical characterization much easier
as performing experiments in buffer solution complicates testing. A backgate could be
implemented in future designs using the top-metal layer of the IC, beneath the aluminum
bond-pad layer.
A number of post-processing steps could also be improved upon. The use of boiling
phosphoric acid to etch the silicon nitride off the chip surface is not a trivial process. Though
isotropically etching the silicon nitride and silicon oxide did result in a very good surface
for nanotube transfer, using a more conventional processing protocol may help increase
fabrication throughput. It may be worth revisiting the feasibility of dry etching to expose
the aluminum electrodes and trying to contact the aluminum pads of the electrode array
directly with deposited titanium. Working directly off aluminum electrodes was avoided
because of concerns in making good electrical contact as the aluminum will have an oxide
passivating layer. Aluminum also readily reacts in saline solution, so passivation steps
would need to be optimized to ensure the electrodes don’t degrade under long test periods.
Another option would be to optimize an isotropic dry etch protocol which could be used
instead of the phosphoric acid etch.
Future processing could utilize the on-chip reference electrodes. As described in
section 4.1, the chip contains four large electrodes along the perimeter of the sensing array.
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The electrodes are intended for use as on-chip reference electrodes, though the current
processing protocol described in chapter 5 does not make use of them. The electrodes are
actually covered with epoxy during encapsulation and an external platinum electrode is
used. Converting these electrodes into integrated platinum reference electrodes would not
be complicated, and would involve an aluminum etch step and a platinum deposition step.
These steps were not performed to limit post-processing steps to those that were absolutely
necessary for testing.
The nanotube growth and transfer process could also be improved considerably. The
density of grown nanotubes used for transfer has, to a certain extent, been optimized as
described in section 5.4. Nanotube growth could be further optimized by using quartz as
a growth substrate, which has been used to growth very long and straight devices [67].
Nanotube growth is notoriously tricky though, and the same protocol can yield varying
results. Additionally, though the diameter distribution of grown nanotubes can be inspected
with an AFM, there is little control of the diameter or chirality of CNTs used during testing.
One way to overcome both of these issues is to drop cast and spin CNTs from solution.
Nanotubes can be readily purchased from a number of vendors, many of which sell through
Sigma-Aldrich. The nanotubes sold are often pre-filtered and have a specified diameter.
Using these devices may reduce device-to-device variability. One major challenge in using
nanotubes from solution is that they are typically short in length, on the order of 1µm. This
makes using traditional photolithography much more challenging. E-Beam lithography is an
option, but this is impractical for fabricating many chips. Sub-micron photolithography is
possible in certain fabrication facilities, which would enable metallization of shorter devices.
The encapsulation protocol used to protect wirebonds can also be improved upon.
The dam and fill encapsulation process, described in section 5.7, leaves an area open of
approximately 3.5mm by 3.5mm. Typically, a PDMS stamp is placed above fully fabricated
smFET devices to create a microfluidic chamber, as mentioned in section 3.5. The problem
with using a PDMS stamp on the integrated platform is the sidewalls of the stamp would
cover most of the electrode array. More controlled epoxy dispensing may allow the exposed
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chip area to be much larger, making PDMS stamp placement feasible.
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